

1 Mbit (128Kb x 8) Low Voltage UV EPROM and OTP EPROM

NOT FOR NEW DESIGN

M27V101 is replaced by the M27W101

- 3V to 3.6V LOW VOLTAGE in READ OPERATION
- ACCESS TIME: 90ns
- LOW POWER CONSUMPTION:
 - Active Current 15mA at 5MHz
 - Standby Current 20µA
- PROGRAMMING VOLTAGE: 12.75V ± 0.25V
- PROGRAMMING TIME: 100µs/word
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 20h
 - Device Code: 05h

DESCRIPTION

The M27V101 is a low voltage 1 Mbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for microprocessor systems requiring large data or program storage and is organized as 131,072 by 8 bits.

The M27V101 operates in the read mode with a supply voltage as low as 3V. The decrease in operating power allows either a reduction of the size of the battery or an increase in the time between battery recharges.

The FDIP32W (window certaining frit-seal package) has a transparent light vision allow the user to expose the chip to ultravioler light to erase the bit pattern. A new perform can then be written to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27V.01 is offered in both PDIP32, PLCC32 and DSOP32 (8 x 20 mm) packages.






Figure 1. Logic Diagram



July 2000

This is information on a product still in production but not recommended for new designs.








Figure 2C. TSOP Connections




Table 1. Signal Names

E Contraction of the second seco					
A0-A16	Address Inputs				
Q0-Q7	Data Outputs				
Ē	Chip Enable				
G	Output Enable				
P	Program				
V _{PP}	Program Supply				
V _{CC}	Supply Voltage				
V _{SS}	Ground				
NC	Not Connected Internally				

-

Symbol	Parameter	Value	Unit	
T _A	Ambient Operating Temperature ⁽³⁾	-40 to 125	°C	
T _{BIAS}	Temperature Under Bias	-50 to 125	°C	
T _{STG}	Storage Temperature	-65 to 150	°C	
V _{IO} ⁽²⁾	Input or Output Voltage (except A9)	-2 to 7	V	
V _{CC}	Supply Voltage	-2 to 7	V	
V _{A9} ⁽²⁾	A9 Voltage	-2 to 13.5	V	
VPP	Program Supply Voltage	-2 to 14	V	

Table 2. Absolute Maximum Ratings ⁽¹⁾

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V_{CC} +0.5V with possible overshoot to V_{CC} +2V for a period less than 20ns.

3. Depends on range.

Table 3. Operating Modes

Mode	Ē	G	P	A9	V _{PP}	Q7-Q0
Read	VIL	VIL	Х	х	V_{CC} or V_{SS}	Data Out
Output Disable	VIL	VIH	Х	Х	$V_{CC} \text{ or } V_{SS}$	Hi-Z
Program	V _{IL}	V _{IH}	V _{IL} Pulse	х	V _{PP}	Data In
Verify	VIL	VIL	VIH	Х	Vpp	Data Out
Program Inhibit	V _{IH}	x	х	Х	V _{PP}	Hi-Z
Standby	V _{IH}	x	Х	Х	$V_{CC} \text{or} V_{SS}$	Hi-Z
Electronic Signature	VIL	VIL	VIH	V _{ID}	V _{CC}	Codes
Note: $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$.	CN				•	

Note: $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$.

Table 4. Electronic Signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	VIH	0	0	0	0	0	1	0	1	05h
) ¹⁰⁵⁰										



Table 5. AC Measurement Conditions

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

High Speed 3V 0V 1.5V Standard 2.4V 0.4V 0.4V Al01822

Figure 3. AC Testing Input Output Waveform

(1)

Table 6. Capacitance ⁽¹⁾ ($T_A = 25 \text{ °C}$, f = 1 MHz) Symbol Parameter **Test Condition** Min Max Unit $V_{IN} = 0V$ CIN Input Capacitance 6 pF VOUT = 0V 12 COUT **Output Capacitance** pF

Note: 1. Sampled only, not 100% tested.

DEVICE OPERATION

The operating modes of the M27V101 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for Electronic Signature.

Read Mode

The M27V101 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time

(t_{AVQV}) is equal to the delay from \overline{E} to output
(t _{ELQV}). Data is available at the output after a delay
of t_{GLQV} from the falling edge of \overline{G} , assuming that
E has been low and the addresses have been sta-
ble for at least t _{AVQV} -t _{GLQV} .

Figure 4. AC Testing Load Circuit

1.3V

1N914

3.3kΩ

 C_L

O OUT

AI01823B

Standby Mode

DEVICE

UNDER

TEST

 $C_L = 30 pF$ for High Speed

 $C_L = 100 pF$ for Standard C_I includes JIG capacitance

The M27V101 has a standby mode which reduces the supply current from 15mA to 20µA with low voltage operation $V_{CC} \leq 3.6V$, see Read Mode DC Characteristics table for details.The M27V101 is placed in the standby mode by applying a CMOS high signal to the \overline{E} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{G} input.

4/15



47/

Symbol	Parameter	Test Condition	Min	Мах	Unit
Ι _{LI}	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±10	μA
ILO	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μA
Icc	Supply Current	Supply Current $\overline{E} = V_{IL}, \overline{G} = V_{IL}, I_{OUT} = 0mA, f = 5MHz, V_{CC} \le 3.6V$		15	mA
I _{CC1}	Supply Current (Standby) TTL	$\overline{E} = V_{IH}$		1	mA
I _{CC2}	Supply Current (Standby) CMOS	\overline{E} > V _{CC} – 0.2V, V _{CC} \leq 3.6V		20	μA
IPP	Program Current	V _{PP} = V _{CC}		10	μA
VIL	Input Low Voltage		-0.3	0.8	V
V _{IH} ⁽²⁾	Input High Voltage		2	V _{CC} + 1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage TTL	I _{OH} = -400μA	2.4		D V
vOH	Output High Voltage CMOS	I _{OH} = −100μA	V _{CC} – 0.7V	100	V

Table 7. Read Mode DC Characteristics ⁽¹⁾ (TA = 0 to 70°C or -40 to 85°C; $V_{CC} = 3.3V \pm 10\%$; $V_{PP} = V_{CC}$)

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}. 2. Maximum DC voltage on Output is V_{CC} +0.5V.

Table 8A. Read Mode AC Characteristics ⁽¹⁾

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85^\circ; V_{CC} = 3.3V \pm 10\%; V_{PP} = V_{CC})$

				1				
Symbol	Alt	Parameter	Test Condition	- 90 ⁽³⁾		-100		Unit
			$O_{\mathcal{P}}$	Min	Max	Min	Max	
t AVQV	tACC	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		90		100	ns
t ELQV	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		90		100	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		45		50	ns
t _{EHQZ} ⁽²⁾	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	ns
t _{GHQZ} ⁽²⁾	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	30	ns
t _{AXQX}	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		ns

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

2. Sampled only, not 100% tested. 3. Speed obtained with High Speed AC measurement conditions.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, E should be decoded and used as the primary device selecting function, while \overline{G} should be made a common connection to all devices in the array and connected to the $\overline{\text{READ}}$ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

A7/


Table 8B. Read Mode AC Characteristics ⁽¹⁾

$(T_{A} = 0 \text{ to } 70^{\circ}\text{C or } -40 \text{ to } 85^{\circ}$	°C; $V_{CC} = 3.3V \pm 10\%$; $V_{PP} = V_{CC}$)
	$0, 100 = 10, 0, 1_{FF} = 1000$

				M27V101						
Symbol	Alt	Parameter	Test Condition	-120		-150		-200		Unit
				Min	Max	Min	Max	Min	Max	
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		120		150		200	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		120		150		200	ns
tGLQV	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		50		60		90	ns
t _{EHQZ} ⁽²⁾	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	40	0	50	0	70	ns
t _{GHQZ} ⁽²⁾	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	40	0	50	0	70	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\overline{E} = VIL, \overline{G} = VIL$	0		0		0		ns

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} . 2. Sampled only, not 100% tested.

Figure 5. Read Mode AC Waveforms



System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, I_{CC} , has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of \overline{E} . The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line

output control and by properly selected decoupling capacitors. It is recommended that a 0.1μ F ceramic capacitor be used on every device between V_{CC} and V_{SS}. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 μ F bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Table 9. Programming Mode DC Characteristics (1)

$(T_A = 25 \ ^{\circ}C; V_{CC} =$		

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$V_{IL} \leq V_{IN} \leq V_{IH}$		±10	μA
ICC	Supply Current			50	mA
Ipp	Program Current	$\overline{E} = V_{IL}$		50	mA
VIL	Input Low Voltage		-0.3	0.8	V
V _{IH}	Input High Voltage		2	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage TTL	I _{OH} = -400μA	2.4		V
V _{ID}	A9 Voltage		11.5	12.5	V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

Table 10. Programming Mode AC Characteristics ⁽¹⁾

$(1A - 23 \text{ C}, \text{ V}C) = 0.23 \text{ V} \pm 0.23 \text{ V}, \text{ VPP} = 12.73 \text{ V} \pm 0.23 \text{ V}$						
Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t _{AVPL}	t _{AS}	Address Valid to Program Low		2	5	μs
t QVPL	t _{DS}	Input Valid to Program Low	0	2		μs
t _{VPHPL}	t _{VPS}	V _{PP} High to Program Low	.0.	2		μs
t VCHPL	t _{VCS}	V _{CC} High to Program Low	10th	2		μs
t _{ELPL}	tCES	Chip Enable Low to Program Low	c0'	2		μs
t PLPH	tpw	Program Pulse Width		95	105	μs
t PHQX	t _{DH}	Program High to Input Transition		2		μs
tQXGL	tOES	Input Transition to Output Enable Low		2		μs
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid			100	ns
t _{GHQZ} ⁽²⁾	tDFP	Output Enable High to Output Hi-Z		0	130	ns
tGHAX	t _{AH}	Output Enable High to Address Transition		0		ns

 $(T_A = 25 \text{ °C}; V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}; V_{PP} = 12.75 \text{ V} \pm 0.25 \text{ V}$

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}. 2. Sampled only, not 100% tested.

Programming

The M27V101 has been designed to be fully compatible with the M27C1001 and has the same electronic signature. As a result the M27V101 can be programmed as the M27C1001 on the same programming equipments applying 12.75V on VPP and 6.25V on V_{CC} by the use of the same PRES-TO II algorithm. When delivered (and after each erasure for UV EPROM), all bits of the M27V101 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations.

Although only '0's will be programmed, both '1's and '0's can be present in the data word. The only way to change a '0' to a '1' is by die exposure to ultraviolet light (UV EPROM). The M27V101 is in the programming mode when VPP input is at 12.75V, \overline{E} is at V_{IL} and \overline{P} is pulsed to V_{IL}. The data to be programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be $6.25V \pm 0.25V$.

A7





Figure 6. Programming and Verify Modes AC Waveforms

Figure 7. Programming Flowchart



PRESTO II Programming Algorithm

PRESTO II Programming Algorithm allows the whole array to be programmed, with a guaranteed margin, in a typical time of 13 seconds. Programming with PRESTO II involves in applying a sequence of 100µs program pulses to each byte until a correct verify occurs (see Figure 7). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE at V_{CC} much higher than 3.6V provides necessary margin to each programmed cell.

Program Inhibit

Programming of multiple M27V101s in parallel with different data is also easily accomplished. Except for \overline{E} , all like inputs including \overline{G} of the parallel M27V101 may be common. A TTL low level pulse applied to a M27V101's \overline{P} input, with \overline{E} low and V_{PP} at 12.75V, will program that M27V101. A high level \overline{E} input inhibits the other M27V101s from being programmed.

Program Verify


A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{E} and \overline{G} at V_{IL}, \overline{P} at V_{IH}, V_{PP} at 12.75V and V_{CC} at 6.25V.

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the M27V101. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27V101, with $V_{PP} = V_{CC} = 5V$. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH} . All other address lines must be held at VIL during Electronic Signature mode. Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the STMicroelectronics M27V101, these two identifier bytes are given in Table 4 and can be read-out on outputs Q7 to Q0. Note that the M27V101 and M27C1001 have the same identifier bytes.

ERASURE OPERATION (applies to UV EPROM)

The erasure characteristics of the M27V101 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27V101 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27V101 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27V101 window to prevent unintentional erasure. The recommended erasure procedure for the M27V101 is exposure to short wave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 $\mu W/cm^2$ power rating. The M27V101 should be placed within 2.5 cm (1 inch) of the lamp es whi obsolete obsolete product(s) tubes during the erasure. Some lamps have a filter on their tubes which should be removed before

Table 11. Ordering Information Scheme



Note: 1. High Speed, see AC Characteristics section for further information.

M27V101 is replaced by the M27W101


For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

A7

Symb		mm		inches		
Symb	Тур	Min	Мах	Тур	Min	Max
А			5.72			0.225
A1		0.51	1.40		0.020	0.055
A2		3.91	4.57		0.154	0.180
A3		3.89	4.50		0.153	0.177
В		0.41	0.56		0.016	0.022
B1	1.45	-	-	0.057	-	-
С		0.23	0.30		0.009	0.012
D		41.73	42.04		1.643	1.655
D2	38.10	-	-	1.500	-	-
E	15.24	-	-	0.600	-	-
E1		13.06	13.36		0.514	0.526
е	2.54	-	-	0.100	-	16
eA	14.99	-	-	0.590	-	
eB		16.18	18.03		0.637	0.710
L		3.18			0.125	
S		1.52	2.49		0.060	0.098
Ø	7.11	_	_	0.280	- X	-
α		4°	11°		4°	11°
Ν		32		10	32	·

Table 12. FDIP32W - 32 pin Ceramic Frit-seal DIP, with window, Package Mechanical Data


Figure 8. FDIP32W - 32 pin Ceramic Frit-seal DIP, with window, Package Outline



Drawing is not to scale.

Symb		mm		inches		
	Тур	Min	Мах	Тур	Min	Max
А		_	5.08		_	0.200
A1		0.38	_		0.015	_
A2		3.56	4.06		0.140	0.160
В		0.38	0.51		0.015	0.020
B1	1.52	_	_	0.060	_	_
С		0.20	0.30		0.008	0.012
D		41.78	42.04		1.645	1.655
D2	38.10	_	_	1.500	_	-
Е	15.24	_	_	0.600	_	_
E1		13.59	13.84		0.535	0.545
e1	2.54	_	_	0.100	_	161
eA	15.24	_	_	0.600		<u> </u>
eB		15.24	17.78		0.600	0.700
L		3.18	3.43		0.125	0.135
S		1.78	2.03	C	0.070	0.080
α		0°	10°		0°	10°
Ν		32			32	1

Figure 9. PDIP32 - 32 pin Plastic DIP, 600 mils width, Package Outline




Drawing is not to scale.

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А		2.54	3.56		0.100	0.140
A1		1.52	2.41		0.060	0.095
A2		0.38	-		0.015	-
В		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
D		12.32	12.57		0.485	0.495
D1		11.35	11.56		0.447	0.455
D2		9.91	10.92		0.390	0.430
Е		14.86	15.11		0.585	0.595
E1		13.89	14.10		0.547	0.555
E2		12.45	13.46		0.490	0.530
е	1.27	_	-	0.050	-	19
F		0.00	0.25		0.000	0.010
R	0.89	_	-	0.035	-00	-
Ν	32			32		
Nd	7			7		
Ne		9		×0	9	
СР			0.10	10,		0.004

Table 14. PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Mechanical Data

Figure 10. PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Outline




Drawing is not to scale.

	mm		inches		
Тур	Min	Мах	Тур	Min	Мах
		1.20			0.047
	0.05	0.15		0.002	0.007
	0.95	1.05		0.037	0.041
	0.15	0.27		0.006	0.011
	0.10	0.21		0.004	0.008
	19.80	20.20		0.780	0.795
	18.30	18.50		0.720	0.728
	7.90	8.10		0.311	0.319
0.50	-	-	0.020	-	-
	0.50	0.70		0.020	0.028
	0°	5°		0°	5°
32 32					
		0.10		200	0.004
			oleter	Sto	
		Typ Min 0.05 0.95 0.15 0.10 19.80 18.30 7.90 0.50 - 0.50	Typ Min Max 1.20 1.20 0.05 0.15 0.95 1.05 0.15 0.27 0.10 0.21 19.80 20.20 18.30 18.50 0.50 - 0.50 - 0.50 5° 32 32	TypMinMaxTyp1.201.201.200.050.151.050.951.051.050.150.271.050.100.211.0519.8020.201.0519.8020.201.050.50-0.0200.500.700.0200.500.701.0532321.05	TypMinMaxTypMin1.201.200.050.150.0020.050.150.020.0370.150.270.0060.0040.100.210.00419.8020.200.78018.3018.500.7207.908.100.3110.50 $-$ 0.0200.500.700.020 0° 5° 0°3232

Table 15. TSOP32 - 32 lead Plastic	Thin Small Outline, 8 x 20 mm	. Package Mechanical Data
		, i donage meenamear bata

Figure 11. TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package Outline



57

Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents to other rights of third paties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of third paties which may result form its use. No license is granted to detend the under subject to change without notice. This publication as upper devices or systems without express written approval of STMicroelectronics.

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com